Skip to content

spiFlashdb: add Winbond W25Q128JW (0xef6018, 0xef8018) - #761

Merged
trabucayre merged 1 commit into
trabucayre:masterfrom
pkuzmin:spiflashdb-w25q128jw
Nov 11, 2026
Merged

trabucayre merged 1 commit into
trabucayre:masterfrom
pkuzmin:spiflashdb-w25q128jw

Conversation

@pkuzmin

@pkuzmin pkuzmin commented Nov 11, 2026

Copy link
Copy Markdown
Contributor

Add the Winbond W25Q128JW (1.8V, 128 Mbit) to the SPI flash database.

The datasheet lists two JEDEC IDs:

  • 0xef6018: IQ/JQ variants (QE bit set at the factory)
  • 0xef8018: IM/JM variants

Both share the same register layout: BP0-BP2 in SR1 S2-S4, TB in SR1 S5 and QE in SR2 S9.

Datasheet: https://www.winbond.com/resource-files/W25Q128JW_RevI%2005262026%20Plus.pdf

Tested with a W25Q128JWSIQ:

$ openFPGALoader -c digilent_hs2 --fpga-part xcau10p-sbvb484 -f --detect
Output
write to flash
Jtag frequency : requested 6.00MHz    -> real 6.00MHz
Detect flash:
Use: /usr/share/openFPGALoader/spiOverJtag_xcau10p-sbvb484.bit.gz
Unknown key UniqueID
Unknown key ParentID
load program
Load SRAM: [==================================================] 100.00%
Done
Shift IR 35
ir: 1 isc_done 1 isc_ena 0 init 1 done 1
jtag_chain_len: 1
SOJ version: 2.000000
JEDEC ID: 0xef6018
Detected: Winbond W25Q128JW 256 sectors size: 128Mb
RDSR : 0x00
WIP  : 0
WEL  : 0
BP   : 0
TB   : 0
SRWD : 0
Done
$ openFPGALoader -c digilent_hs2 --fpga-part xcau10p-sbvb484 --verify -f /tmp/fpga.bit
Output
write to flash
Jtag frequency : requested 6.00MHz    -> real 6.00MHz
Open file /tmp/fpga.bit DONE
Parse file Unknown key UniqueID
Unknown key ParentID
DONE
Use: /usr/share/openFPGALoader/spiOverJtag_xcau10p-sbvb484.bit.gz
Unknown key UniqueID
Unknown key ParentID
load program
Load SRAM: [==================================================] 100.00%
Done
Shift IR 35
ir: 1 isc_done 1 isc_ena 0 init 1 done 1
jtag_chain_len: 1
SOJ version: 2.000000
JEDEC ID: 0xef6018
Detected: Winbond W25Q128JW 256 sectors size: 128Mb
00000000 00000000 00000000 00
start addr: 00000000, end_addr: 00330000
Erasing: [==================================================] 100.00%
Done
Writing: [==================================================] 100.00%
Done
Verifying write (May take time)
Reading: [==================================================] 100.00%
Done

Add the Winbond W25Q128JW (1.8V, 128 Mbit). The datasheet lists two
JEDEC IDs: 0xef6018 for the IQ/JQ variants (QE bit set at the factory)
and 0xef8018 for the IM/JM variants. Both share the same register
layout: BP0-BP2 in SR1 S2-S4, TB in SR1 S5 and QE in SR2 S9.
@trabucayre
trabucayre merged commit 936221f into trabucayre:master Nov 11, 2026
@trabucayre

Copy link
Copy Markdown
Owner

Applied.
Thanks @pkuzmin !

@pkuzmin
pkuzmin deleted the spiflashdb-w25q128jw branch November 11, 2026 09:51
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants